Based on the RISC-V open-source instruction set, fully developed independently, using Chinese produced 28nm technology, with a working main frequency of 800M; supports lockstep operation between dual processors and has a triple-redundancy DDR3 memory with a 100MHz bidirectional Tilelink high-speed expansion bus.